Tunneling field-effect transistors (TFETs) based on 2D materials are promising steep sub-threshold swing (SS) devices due to their tight gate control. There are two major methods to create the tunnel junction in these 2D TFETs: electrical and chemical doping. In this work, design guidelines for both electrically and chemically doped 2D TFETs are provided using full band atomistic quantum transport simulations in conjunction with analytic modeling. Moreover, several 2D TFETs' performance boosters such as strain, source doping, and equivalent oxide thickness (EOT) are studied. Later on, these performance boosters are analyzed within a novel figureof-merit plot (i.e. constant ON-current plot).
II. INTRODUCTION
Transistor scaling has driven device designs toward thinner channels for better gate control over the channel. 2D materials can provide a shortcut to the ultimate channel thickness scaling: an atomically thin channel. A tight gate control is important in FETs to obtain a 1-to-1 band movement in the channel potential with respect to the gate voltage. The tight gate control is even more crucial for the performance of tunnel FETs (TFETs) [1] , [2] since the scaling length and accordingly tunneling distance decreases with a better gate control [3] - [10] . The exponential dependence of the tunneling current on the tunneling distance emphasizes the role of a thin channel and tight gate control in TFETs.
Some 2D materials, such as graphene or silicene suffer from the lack of a bandgap (E g ) and are not suitable for transistor applications. On the other hand, 2D materials such as transition metal dichacogenides (TMD: MoS 2 , WSe 2 , MoTe 2 , etc.) exhibit a sizable direct bandgap in their monolayer configuration. Among those, monolayer WTe 2 shows particular promise for high performance TFET applications [4] due to its rather small effective mass and an expected bandgap of about 0.75eV [13] . Note that a bandgap of about (1.1 − 1.5)qV DD provides the best performance in TFETs, where V DD is the supply voltage [11] , which means that for a V DD of about 0.5V an E g range of 0.55-0.75eV is expected to provide best performance. Unfortunately, however, experiments indicate that the WTe 2 2H phase may not be stable [14] . This makes it essential to look for other methods for improving the performance of TMD TFETs utilizing the existing set of semiconducting TMDs. There are two major methods to create the tunnel junction in these 2D TFETs: electrical [18] , [19] and chemical doping [15] . The device structure of a chemically doped (CD) and electrically doped (ED) TFET are shown in Fig. 1 . In the case of CD-TFETs (Fig. 1a) , the tunnel junction is created between a doped source region and the electrostatically gated region. High doping of the source region fixes the potential at the source side. Increasing the gate voltage can reduce the potential in the channel and create in this way a p-n like tunnel junction. In the case of ED-TFETs (Fig. 1b) , n-and p-type potentials are defined by two gates at the two sides of the tunnel junction and no chemical dopants exist close to the tunnel junction. Avoiding chemical doping in the tunnel region has several advantages. In particular, it avoids: 1) dopant fluctuations and threshold voltage shifts [23] , 2) dopant states within the bandgap which reduce the OFFstate performance [20] , [21] , and 3) the challenging task of chemically doping 2D materials [22] .
In this work, different performance boosters for chemically and electrically doped 2D TFETs are discussed in detail. First, atomistic quantum transport simulations from NEMO5 tool [33] - [35] have been used to investigate the impact of strain, source doping level, and equivalent oxide thickness (EOT). Later on, an analytic model is used to explain the trends.
III. SIMULATION METHOD
According to our previous analysis [4] [4] . A similar TB parameter fitting procedure based on DFT E-K has been used in the presence of strain. DFT-GGA has been chosen since it provides band gaps and effective masses in TMDs comparable to experimental measurements [13] .
In this work, self-consistent Poisson-NEGF (nonequilibrium Green's function) methodology has been employed within the tight-binding description. Because in-plane and out-of-plane dielectric constants ( in and out ) of WSe 2 are different, the Poisson equation reads as follows [4] if the z direction is considered to be along the c-axis of the TMDs:
where V and ρ are the electrostatic potential and total charge, respectively. The dielectric constant values ( in and out ) of WSe 2 are taken from ab-initio studies [24] . In this work, quantum transport simulations have been performed with our simulation tool NEMO5 [33] - [35] .
IV. RESULTS
In spite of the similarities between CD-TFETs and EDTFETs, they obey rather different scaling rules and design guidelines [26] , [29] . We will discuss the impact of the various performance boosters in CD-TFETs and ED-TFETs in the following sections.
A. Chemically doped TMD TFETs
First, the design aspects of chemically doped (CD) TFETs are studied with the structure shown in Fig. 1a . A 15nm long monolayer WSe 2 channel with V DD of 0.5V is considered Fig. 2 : Transfer characteristics of a chemically doped monolayer WSe 2 TFET with EOT=2nm (black curve), EOT=0.45nm (blue curve), doping level of 2e20 cm −3 (pink curve), and biaxial strain of 3% (red curve). At each level, the previous boosting factor is included. Increasing the biaxial strain, and source doping level and decreasing EOT boosts the ON-current of 2D TFETs significantly. , EOT is then decreased to 0.45nm (blue curve). Subsequently, the doping level is increased to 2e20 cm −3 (pink curve), and finally a biaxial strain of 3% is applied (red curve). Notice that these performance boosters not only improve the ON-current, but also they enhance the OFF-state performance by decreasing SS and increasing I 60 [36] .
in all CD-TFET simulations. We have identified a number of critical factors enhancing the performance of 2D CD-TFETs: strain, high doping levels of the source (N D ), and small EOT values. Fig. 2 shows transfer characteristics of a WSe 2 CD-TFET. The black current-voltage (I-V) curve shows the results for the reference transistor with an EOT=2nm, N D =1e20 cm −3 , and no strain. At the first step, EOT is decreased to 0.45nm (blue curve). In the second step, the doping level is increased to 2e20 cm −3 (pink curve), and finally a biaxial strain of 3% is applied to WSe 2 (red curve). The bandgap and , and strain is shown. The I-V of the reference ED-TFET with parameters S=5nm, t ox =t bot =t top =3nm and top = bot = S =20 is plotted (black curve). Then, S is reduced to 2nm (blue curve). Later on, t ox is reduced to 1.7nm (pink curve). Next, S is reduced to 1 (red curve). Finally, 3% biaxial strain is applied to WSe 2 . The most important factor influencing the performance of the ED-TFET is S . effective mass of monolayer WSe 2 decreases by application of biaxial strain; e.g. 3% biaxial strain reduces the reduced effective mass m * r and the band gap E g by about 10% and 22%, respectively. Application of all performance boosters increases I ON by more than 2 orders of magnitude. Fig. 3 shows the impact of the performance boosters (i.e. strain, source doping, and EOT) on the OFF-state performance. SS is plotted versus the drain current at which SS is calculated [28] . It is shown that the performance boosters not only increase I ON , but also increase I 60 (the current level where SS=60 mV/dec [36] ) and decrease SS. About 3 orders of magnitude increase in I 60 and a factor of 3 reduction in SS are obtained combining the performance boosters.
The ON-state performance of TFETs mainly depends on 1) the band bending distance Λ (shown in Fig. 4) which is determined by the device design and 2) the channel material properties: m * r and E g [26] . Fig. 4 shows a constant ONcurrent plot. Notice that I ON depends exponentially on the product of Λ and m * r E g and since both axes are plotted on a logarithmic scale, constant current contours appear as parallel lines [27] . To achieve a higher I ON , one can reduce Λ or m * r E g . In CD-TFETs, Λ is composed of two terms: 1) the scaling length (λ) under the gated region and 2) the source depletion width (W D ). Increasing the source doping level, reduces W D , and reducing the EOT, reduces λ. Consequently Λ is also reduced. On the other hand, strain changes the material properties without affecting Λ. Fig. 4 therefore portrays the interplay between design and material parameters and the impact of the various performance boosters.
B. Electrically doped TMD TFETs
In this part, the performance analysis of 2D electrically doped (ED) TFETs is discussed. Notice that the design guidelines for ED-TFETs are rather different due to the presence of fringing fields. Fig. 1b shows the schematic of a double gated ED-TFET [29] . In ED-TFETs, the tunnel junction is Fig. 6: The impact of spacing (S), oxide thickness (t ox ), and of spacer ( S ) on the OFF-state performance of a WSe 2 ED-TFET. Having small S and t ox are critical for a high I 60 [36] . created through two adjacent gates with opposite polarities. One of these 2 gates is a conventional gate and the other one is connected to the source contact which tunes the electrically induced doping level of that side. Each gate has a length of 12nm and V DS is set to 0.5V in all ED-TFET simulations. The major players affecting the performance of ED-TFETs are: 1) the spacing between the gates: S (Fig. 1b) , 2) the thickness of the oxide (not the EOT), 3) the dielectric constant of the spacing region ( S ) [32] , and 4) strain. Fig. 5 shows that t ox and S have much higher impact on the performance of EDTFETs compared to S and strain. Fig. 6 shows how the OFF-state performance of the 2D ED-TFETs gets affected by different design parameters. It is Fig. 7: a) The boundary conditions of the Poisson equation for an ED-TFET. b) The potential profile and Λ (white vectors) are both proportional to the total thickness of the device (i.e. Λ ∝ t bot + t top ) when the dielectric constants of the top and bottom oxides are equal ( bot = top ). This is often not achievable since 2D material channels are frequently built on a thick oxide. To overcome this problem one may also use low dielectric constant materials for the back gate. c) When bot top the potential profile is dictated by the top gate and the back gate does not significantly impact the potential profile along the channel (i.e. Λ ∝ t top ). apparent that both SS and I 60 significantly improve using a thinner oxide, smaller spacing, and a smaller spacer dielectric constant. The most effective improvement comes from a smaller spacer dielectric constant and thinner oxide which increases I 60 by more than 4 orders of magnitude.
One of the main differences between 2D CD-TFETs and ED-TFETs is that the concept of EOT is not applicable to ED-TFETs. In the case of ED-TFETs, the electric field at the tunnel junction (E T ) is inversely proportional to the total thickness of the device (including top and bottom oxides) [29] - [31] :
This point is usually ignored in the design of electrically doped devices; a common layout uses a thick back oxide which leads to a small E T . This problem can be overcome by using a back oxide with low dielectric constant compared to the top oxide ( bot top ). Fig. 7b shows the potential profile of an electrically doped TFETs with thin and thick back oxides with high-k dielectric on the top and bottom. It is apparent that a thick back oxide increases the potential spread and reduces E T . Fig. 7c shows that a low-k dielectric back gate can reduce the impact of thick back gate oxide significantly. Hence,
These results suggests that if a thin back oxide with gates aligned with the top gates is experimentally challenging, one can use a low-k back oxide to avoid performance degradation and enhance fabrication feasibility. There are two main differences between Λ of CD-TFETs and ED-TFETs: 1) the expression for the scaling length λ [29] and 2) λ replaces W D (Fig. 8) . The constant I ON plot of the WSe 2 ED-TFET is shown in Fig. 8 .
CONCLUSION
In conclusion, important design parameters of 2D CD-and ED-TFETs are discussed here. It is shown that the EOT and source doping (N D ) are the main players in the case of CD-TFETs, whereas the performance of ED-TFETs mainly depends on t ox and S . Considering performance boosters can in principle increase the ON-current of both CD-and EDTFETs by orders of magnitude.
